

ATTORNEY DOCKET No.

NVIDP064/P000286

U.S. PATENT APPLICATION

FOR

5 SYSTEM, METHOD AND COMPUTER
PROGRAM PRODUCT FOR USING
TEXTURES AS INSTRUCTIONS FOR
GRAPHICS PROCESSING

10

15

ASSIGNEE: **NVIDIA CORPORATION**

20

KEVIN J. ZILKA

PATENT AGENT

P.O. Box 721120

SAN JOSE, CA 95172

SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR USING TEXTURES AS INSTRUCTIONS FOR GRAPHICS PROCESSING

5

FIELD OF THE INVENTION

The present invention relates to computer graphics, and more particularly to texture mapping in a computer graphics processing pipeline.

10

BACKGROUND OF THE INVENTION

Recent advances in computer performance have enabled graphic systems to provide more realistic graphical images using personal computers and home video game computers. In such graphic systems, some procedure must be implemented to "render" or draw graphic primitives to the screen of the system. A "graphic primitive" is a basic component of a graphic picture, such as a polygon, a triangle, a line or a point. All graphic pictures are formed with combinations of these graphic primitives. Many procedures may be utilized to perform graphic primitive rendering.

20

Early graphic systems displayed images representing objects using just colored polygons. That is, textures, bumps, scratches, or other surface features were very expensive to model because they had to be drawn with individual polygons. In order to improve the quality of the image, texture mapping was developed to model the complexity of real world surface images. In general, texture mapping is the mapping of an image or a function onto a surface. Texture mapping is a relatively efficient technique for creating the appearance of a complex image without the tedium and the high computational cost of rendering the actual three dimensional detail that might be found on a surface of an object.

25

Prior Art Figure 1 illustrates a graphics pipeline with which texture mapping may be performed. As shown, the present embodiment may be divided into a plurality of modules including a buffer 150, a transform module 152, a lighting module 154, a rasterization/texture module 156 with a set-up module 157, and a frame buffer 158.

During operation, the buffer 150 is used for gathering and maintaining a plurality of vertex attribute states such as position, normal, colors, texture coordinates, etc. Completed vertices are processed by the transform module 152 and then sent to the lighting module 154. Typically, the transform module 152 is used to map vectors from an object coordinate space into the screen coordinate space. The lighting module 154 calculates the surface color at the vertex based on the surface normals and material properties.

The output of the lighting module 154 is screen space data suitable for the set-up module 157, which, in turn, calculates primitive extents. Thereafter, rasterization/texture module 156 iterates through all of the pixels contained within the primitive and maps any required textures onto the primitive. The output of the rasterization/texture module 156 is then sent to a frame buffer 158 for storage prior to being output to a display device (not shown).

Prior Art Figure 2 illustrates the rasterization/texture module 156, in accordance with the prior art. The rasterizer 200 passes configuration data for control registers to the texture module 201. In response to the receipt of configuration data, the texture module 201 is configured to operate in a particular mode as will be described shortly. This configuration data is also passed to the texture environment module 206. The rasterizer 200 also generates texture coordinates for all of the pixels that comprise a primitive. In response to the receipt of such texture coordinates, the texture module 201 is adapted to calculate texture cache addresses utilizing an address calculation module 202. Such texture cache

addresses may be then utilized for looking up corresponding textures in the form of texels from memory **204** utilizing a texture cache **203**. Upon receipt of a texture cache address, the texture cache **203** outputs the associated texels to the texture filtering module **205** if the texels are already present inside the texture cache **203**. If
5 the associated texels are not present in the texture cache **203**, texture requests are sent to the memory **204**. In response to the texture requests, the memory **204** will send the associated texels to the texture cache **203**. The texture cache **203** retains a copy of the texels so that future requests for the same texels may be serviced without requiring accesses to the memory **204**, and sends the texels on to the texture filtering
10 module **205**. Based on the current configuration, and in response to the receipt of texels from the texture cache **203**, the texture filtering module **205** adapts texels to map to pixels associated with the primitives.

The texture environment module **206** is configured by the configuration data
15 from the texture module **201**. The filtered texels from the texture filtering unit **205** are blended by the texture environment module **206** with other pixel data (such as other, previously referenced textures). Once all texture blending operations are completed, the pixel data is passed on to the frame buffer (not shown).

20 As mentioned above, each of the components in the texture module **201** may operate in various “states” or “modes.” By this design, the components of the texture module **201** may process the texels in various ways for each subject pixel. For example, the address calculation module **202** may allow various dimensionality textures (i.e. 1-D, 2-D, 3-D, etc), and may calculate addresses for textures of various
25 sizes (i.e. width, height, depth, etc.). Moreover, the address calculation module **202** and texture cache **203** may handle different texel formats (i.e. 8 bit texels, 16 bit texels, DXT compressed texels, palettized texels, etc). Additionally, the address calculation module **202** may support different methods for accommodating requests for texels beyond the defined texture size (i.e. wrapping, clamping, border colors,
30 etc). Still yet, each of the components in the texture module **201** may operate in

different filtering modes (i.e. no filtering, bilinear filtering, trilinear filtering, anisotropic filtering, etc). These examples are typical for a texture module **201**, but do not represent a necessary or complete list of modes or states. Of course, any combination of features may be enabled, disabled, and/or altered based on a
5 particular mode of operation.

Because of the amount of configuration data required to initialize the state of the texture module **201**, a typical system allows programmed combinations of states to be created. Further, an exemplary system may allow these programmed
10 combinations of states to be referenced via a “texture ID”. In such a system, configuration data may be used to establish the state (e.g., a particular dimensionality, a particular size, a particular texel format, etc) for a given texture ID (e.g. texture ID 0). Then, further configuration data may be used to establish the state for another texture ID (e.g. texture ID 1). In such a system, the rasterizer **200**
15 may then provide a texture ID with the texture coordinates. For example, one primitive may use texture ID 0, a subsequent primitive may use texture ID 1, and so on. If a primitive again requires texture ID 0, it may not be necessary to resend any additional configuration information since this texture ID was previously configured. In this way, multiple primitives with differing texture modes could be referenced
20 with minimal reprogramming of configuration data. Not all texture modules **201** support texture ID’s; texture ID’s are merely one method that has been used to try to minimize the amount of configuration data which must be programmed.

In recent prior art, the texture environment **206** has been replaced with pixel
25 shading hardware. Prior Art Figure 3 illustrates an example of a modern, high performance system. The rasterizer **200** and texture module **201** still exist in the high performance system (see rasterizer **350** and texture module **351**). However, the texture environment module has been replaced with a shader module **352**. One of the key advantages of this architecture is that processing for a primitive can “loop”
30 (i.e. the texels resulting from one texture lookup can influence the location of the texels in a subsequent texture lookup). In particular, the processing can loop many

times and use a variety of math operations to blend texture and color data, and to compute new texture coordinates, allowing a much more complicated and visually rich resulting image than was available with the architecture in Prior Art Figure 2. The configuration data which controls this looping and the associated math 5 operations is typically referred to as a “shader program” since it bears a resemblance to a “program” such as a general purpose computer would execute.

With the expanding options enabled by the architecture in Prior Art Figure 3, there is an associated increase in the amount of configuration data required to 10 achieve a desired effect. Even in systems utilizing texture ID’s as described above, the amount of configuration data required to configure the texture ID’s and shader program can require a significant amount of time to push down the pipeline through the texture module 351 and the shader 352. Thus, there is a need to accommodate 15 the programmability of recent texture and shader modules without being inhibited by the size of associated programs.

PROVISIONAL
PCT/US11/33333

DISCLOSURE OF THE INVENTION

A system, method and computer program product are provided for retrieving
5 instructions from memory utilizing a texture module in a graphics pipeline. During
use, an instruction request is sent to memory utilizing a texture module in a graphics
pipeline. In response to the instruction request, instructions are received from the
memory utilizing the texture module in the graphics pipeline.

10 As an option, a texture request is also sent to memory utilizing the texture
module in the graphics pipeline. In response to the texture request, texture
information is received from the memory utilizing the texture module. It should be
noted that the instruction request may precede or follow the texture request in any
desired order or quantity, and visa-versa.

15 In one embodiment, the memory may include a frame buffer. Moreover, the
memory may include direct random access memory (DRAM).

20 In another embodiment, the instructions may be adapted for controlling a
texture environment module coupled to the texture module. Such instructions may
control the manner in which the texture environment module processes the texture
information.

25 In still another embodiment, initial instructions may be received from a
rasterizer module coupled to the texture module. Such initial instructions may
control the sending of the requests by the texture module, the aforementioned
processing, and/or the lack thereof.

30 In still yet another embodiment, the texture module may operate in a plurality
of different modes. As an option, the instructions may be requested and received in

a predetermined mode. Such predetermined mode may be designed to prevent any processing or manipulation of the instructions.

As an option, the instructions and the texture information may be temporarily stored in cache. Such cache may be resident on the texture module.

Further, the texture module may be controlled by utilizing a shader module coupled thereto. Such shader module may control the sending of the instruction request and the texture request by the texture module. Further, the shader module may use the data resulting from an instruction request as configuration data or instructions. Further, the shader module may process a plurality of pixels with the texture information based on the instructions. Optionally, the processing may be ceased upon the receipt of a terminate instruction. The shader module may also be capable of reusing the instructions and texture information in order to request further instructions and texture information from the memory.

In still another embodiment, a complete instruction set may be received in response to the instruction request. In the alternative, a partial instruction set may be received in response to the instruction request, after which more instruction sets are requested and received.

These and other advantages of the present invention will become apparent upon reading the following detailed description and studying the various figures of the drawings.

25

BRIEF DESCRIPTION OF THE DRAWINGS

The foregoing and other aspects and advantages are better understood from
5 the following detailed description of a preferred embodiment of the invention with
reference to the drawings, in which:

Prior Art Figure 1 illustrates a graphics pipeline with which texture mapping
may be performed.

10

Prior Art Figures 2 and 3 are more detailed diagrams of the
rasterization/texture module of Figure 1, in accordance with the prior art.

15

Figure 3A illustrates a rasterization/texture module capable of looking up
instructions, in accordance with one embodiment.

Figure 4 illustrates a data structure that may be stored in memory for
allowing the retrieval of instructions utilizing a texture module coupled thereto.

20

Figure 5 illustrates a method for retrieving instructions from memory
utilizing a texture module in a graphics pipeline.

Figure 6 illustrates a rasterization/texture module, in accordance with one
embodiment.

25

Figure 7 illustrates a method for retrieving instructions from memory, in the
context of the system set forth in Figure 6.

30

Figure 8 illustrates a flow of instructions and pixels in the shader module of
Figure 6, in accordance with one embodiment.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Prior Art Figures 1-3 show the prior art. Figure 3A illustrates a
5 rasterization/texture module 300/301 capable of looking up instructions, in
accordance with one embodiment. It should be noted that such rasterization/texture
module 300/301 may be implemented in the context of a graphics pipeline like that
shown in prior art Figure 1, or any other desired framework.

10 Some exemplary differences between the systems of Figure 2 and Figure 3A
include the addition of an address generator 301a and the manner in which texel data
may be used by the texture module 301 and texture environment module 306. These
differences will be described in greater detail below. It should be noted that the
present embodiment may also be used in the context of a modern, high performance
15 system as was described previously (see Figure 3 and associated text). More
information regarding such embodiment will be set forth during reference to Figure
6. Of course, the principles set forth herein may be employed in any desired context.

The address generator 301a is used to convert instruction requests from the
20 rasterizer 300 into pseudo texture coordinates for the texture module 301. These
pseudo texture coordinates are processed by the texture module 301 in the same
manner as has been previously describe for texture coordinates in a conventional
system. In particular, an address calculation module 302 computes texture cache
addresses for the pseudo texture coordinates based on mode and state information.

25 A texture cache 303 returns the pseudo-texel data if the data for the texture
cache address is in cache memory. Otherwise, the texture cache 303 requests the
associated data from memory 304, and upon receipt of the pseudo-texel data from
the memory 304, stores this data in local memory and outputs this data to a texture
30 filter module 305. The texture filtering module 305 processes pseudo-texel data in

accordance with state and mode information, and outputs the pseudo-texel data to a texture environment module **306**.

It should be noted, however, that the pseudo-texel data is not necessarily mapped onto a primitive, and does not necessarily represent conventional visual data (i.e. color data). Instead, the pseudo-texel data may represent instructions (i.e. control information, configuration data, etc.) for the graphics pipeline. By this design, the address generator **301a** may be used in combination with the texture module **301** to implement a high bandwidth source for such instructions.

10

When the texture referenced by a texture coordinate contains instructions rather than visual data, the texture may be referred to as an “instruction texture”. In one particular embodiment, the instruction texture may contain just configuration data. In this embodiment, the rasterization module **300** sends requests for instructions to the address generator **301a**. In response to receiving the instruction request, the address generator **301a** outputs pseudo texture coordinates which are processed in the same manner as normal texture coordinates as described previously. The resulting texel data may then be interpreted as instructions (i.e. control information, configuration data, etc.) by the texture environment module **306** for any subsequent graphics primitives that are processed.

15

In the context of the present description, instructions may refer to computer code, configuration data, or any type of control signals capable of controlling graphics processing involving the texels, pixels, and/or primitives, etc. It should be noted that such instructions may be components of a program that may be downloaded to the memory **304** by a host processor at any time prior to the retrieval thereof.

20

By retrieving the instructions from the memory **304** utilizing the texture module **301**, much pipeline bandwidth is saved at the input of the texture module **301** since the prior art configuration data need not be received from the rasterizer

300. Moreover, the memory **304** traditionally employs a high-bandwidth connection
with the texture module **301**, which may be used for efficient retrieval of the
instructions. The instructions may then be used by the texture module **301** and
subsequent modules in order to control various graphics processing involving the
5 texels, pixels, and/or primitives, etc. For example, the instructions may control how
subsequent texels may be mapped to pixels associated with the primitives utilizing
the texture filtering module **305**. Moreover, the instructions may be passed to a
texture environment module **306** along with the texels. As such, the instructions
may further be used by the texture environment module **306** in order to control the
10 mapping, or blending, of the texels with the pixels, in accordance with the
instructions.

Figure 4 illustrates a data structure **400** that may be stored in the memory **304**
for allowing the retrieval of instructions utilizing the texture module **301** coupled
thereto. As is abstractly shown in Figure 4, an instruction texture **402** is stored in the
memory **304** for being retrieved therefrom in response to an instruction request
utilizing the texture module **301**.

20 Optionally, a texture object **404** including texture information is stored in the
memory **304** for being retrieved therefrom in response to a texture request utilizing
the texture module **301**.

It should be noted that the texture module **301** need not necessarily discern
between the requests for instructions and texture information, and the instructions
25 and texture information themselves. In other words, the texture module **301** may
retrieve the instructions as if they were texture information, and visa-versa. As such,
the texture module **301** may not be able to differentiate between the texture
information and instructions that are stored in the memory **304**. It may thus be by
the “convenience of interpretation” that the texels fetched by the texture module **301**
30 utilizing the paths designed for color texture data may in fact be utilized as

instructions. Of course, various modifications may be made to the hardware itself to differentiate between the texture information and instructions for optimization purposes, etc.

5 The instruction textures **402** may also be sized in any desired manner to allow the convenient storage and retrieval of the instruction objects **402** as if they were texture objects **404**. For example, if instructions passed down the pipeline from the host are 32 bits, it may be convenient to use 1-D, 32 bit texel data to store instruction textures. As mentioned previously, the retrieval of instruction textures
10 may be facilitated by configuring the texture module **301** to use point sampling/no filtering so that the instructions are not modified by the texture filtering module **305**.

Figure **5** illustrates a method **500** for retrieving instructions from the memory **304** utilizing the texture module **301** in a graphics pipeline. Initially, in operation **502**, an instruction request is sent to the memory **304** utilizing the texture module **301**. Next, in operation **504**, instructions are received from the memory **304** in response to the instruction request utilizing the texture module **301**.

As an option, a complete instruction set may be received in response to the
20 instruction request. In the alternative, a partial instruction set may be received in response to the instruction request. In such embodiment, partial instruction sets may be repeatedly retrieved. In either approach, it may be useful to retrieve multiple instructions at a time so that optimizations which combine, modify, or delete instructions can be performed.

25 In operation **506**, a texture request is also sent to memory **304** utilizing the texture module **301** in the graphics pipeline. In response to the texture request, texture information is received from the memory **304** utilizing the texture module **301** in operation **508**. It should be noted that the texture requests are optional.

Further, the instruction request may precede or follow the texture request in any desired order or number, and visa-versa.

Thereafter, the instructions may be utilized to control graphics processing

5 involving the texels, pixels, and/or primitives, etc., as indicated in operation **510**. As mentioned earlier, this control may involve the texture module **301**, the texture environment module **306**, or any other desired component of the graphics pipeline.

As mentioned earlier, the texture module **301** need not necessarily discern

10 between the instructions and the texture information. Further, the instruction and texture requests may be received in any desired order or iteration. Note flow lines **512** of Figure 5. Further, more than one program may be operating at once.

In a system using the texture IDs described previously, it may be convenient

15 to use one texture ID (i.e. texture ID 0) to refer to instructions stored as an instruction texture. Through programming or by hardware design, the texture ID which will be used for instruction textures can be configured to facilitate storing instructions by a host and retrieving instructions by the texture module **301**. In the example mentioned previously where instructions passed down the pipeline from the
20 host is 32 bits, it may be convenient to configure texture ID 0 to reference a 1-D, 32 bit texture. Further, it may be advantageous to configure texture ID 0 to use point sampling so that the texture filtering module **305** and/or any other components simply pass the instructions without processing (i.e. mapping, etc) of any sort.

25 It should be noted that the predetermined mode may be built into the hardware and reused each time an instruction is retrieved/handled. In the alternative, the mode or “state” may be reconfigured each time it is needed.

Figure 6 illustrates a rasterization/texture module **600**, in accordance with

30 one embodiment of a modern, high performance system as was described previously. Similar to the rasterization/texture module **300/301** of Figure 3A, the present

rasterization/texture module **600** may be implemented in the context of a graphics pipeline like that shown in prior art Figure 1, or any other desired framework. Some exemplary differences between the systems of Figure 3 and Figure 6 include the addition of an address generator **651** and the manner in which texel data may be used
5 by the texture and shader modules, as will now be set forth.

As shown, the address generator **651** is coupled to the texture module **602**. Similar to the address generator of Figure 3A, the address generator **651** is used to convert instruction requests into pseudo texture coordinates for the texture module
10 **602**. In this embodiment, these instruction requests can also include shader program requests from the shader **601**. The pseudo texture coordinates are processed by the texture module **602** in the same manner as has been previously described for texture coordinates in a conventional system. The resulting instruction texture data can be passed to the shader module **601** for execution as a shader program.
15

By this design, the shader module **601** may use the instructions to process the texels, pixels, and/or primitives, etc. Further, the shader module **601** may re-use the texels previously retrieved for looking up further texels. Further, the pixels may be recirculated by the shader module **601** for allowing multiple operations to be carried
20 out thereon. It should be understood that processing logic **603** and **605** reside at an input stage and an output stage of the shader module **601** for this processing. Such re-use and recirculation may be carried out as a function of the instructions in a manner that will be set forth in greater detail during reference to Figure 7.

25 When the texture referenced by a texture coordinate contains a shader program including instructions rather than color data, the texture is referred to as an “instruction texture”. In one particular embodiment, the instruction texture can contain just shader program instructions. In this embodiment, the rasterization module **650** and shader module **601** generate requests for shader program
30 instructions. An example shader module **601** may maintain a “program counter”

indicating the current instruction required by the shader. In response to receiving the shader program instruction request with the program count for the desired instruction, the address generator module **651** creates pseudo texture coordinates which are processed in the same manner as normal texture coordinates as described previously. The resulting texel data may then be interpreted as shader program instructions by the shader module **601** for any subsequent graphics primitives that the shader module **601** processes.

In a system using the texture IDs described previously, it may be convenient to use one texture ID (i.e. texture ID 0) to always refer to a shader program stored as an instruction texture. Through programming or by hardware design, the texture ID which will be used for instruction textures can be configured to facilitate storing shader programs by a host and retrieving shader programs by the texture module **602**.

For example, if the shader module **601** defines shader programs to be a sequence of 128 bit values, it may be convenient to configure texture ID 0 to refer to a 2-D texture that has a width of 4 texels and each texel to have 32 bits. Then, one element in shader program can be output by the texture module **602** by providing 4 texel coordinates to the texture module **602** which reference one row of the instruction texture. Using this scheme, texture ID 0 may also be configured to use point sampling so that the instruction texture data is not modified by the shader module **601**.

It should be noted that, in this embodiment, the texture module **602** may not necessarily need to be modified to support the principles set forth herein. In this embodiment, the principles set forth herein are implemented primarily in the addition of the address generation module **651** which creates texture coordinates in the instruction texture, and in the shader module **601** which interprets the data from the texture module as program instructions rather than texture map data. Of course,

any component of the desired environment may be modified to achieve similar benefits.

Figure 7 illustrates a method 700 for retrieving instructions from memory, in
5 the context of the system set forth in Figure 6. Initially, in operation 702, at least one preliminary instruction is received from a rasterizer at the shader module 601. Such use of the preliminary instruction is optionally employed for utilizing the input stage processing logic 603 of the shader module 601, thus avoiding any wasted cycles.

10

In response thereto, it is first determined in decision 704 as to whether the preliminary instruction is a terminate program instruction. If so, the current method 700 is immediately terminated. It should be noted that the preliminary instruction sometimes includes a terminate instruction when use of the shader module 601 is not desired.

If the preliminary instruction is not a terminate program instruction, pixels may be received from the rasterizer in operation 706. As mentioned earlier, such pixels may be those that overlap associated primitives. Thereafter, the texels and/or
20 additional instructions are retrieved from the memory 604 utilizing the texture module 602 under the control of the shader module 601, which operates in accordance with the instructions. Note operation 708.

Various functions (i.e. shading calculations) are then performed on the
25 pixels/texels received in operation 710 utilizing the shader module 601. In particular, the pixels may be shaded by mapping the texels thereto. Moreover, the texels may be used to look up additional texels, or may be involved in various other conventional pixel processing.

30 Next, in decision 712, it is determined whether the program is completed. Again, this may be indicated by the receipt of a terminate program instruction. If

such is the case, the program is terminated. If not, however, operations 708 and 710 may be repeated based on the instructions in order to retrieve additional texels and/or instructions, and perform additional functions on the pixels utilizing the texels and/or instructions.

5

Figure 8 illustrates a flow 800 of instructions and pixels in the shader module 601, in accordance with one embodiment. As shown, a first set of instructions [0-M] of a first program (P1) are received for looking up either instructions and/or texels for operating on a first set of pixels [0-N]. Thereafter, an additional set of 10 instructions [M-M+X] of the first program (P1) are received for looking up additional instructions and/or texels for further operating on the pixels [0-N] which may be recirculated in the shader module 601.

15 This may be continued as many times as desired per the program instructions of the first program (P1). When finished, the processed pixels may be outputted, and an additional set of instructions [0 - K] of a second program (P2) and pixels [N – N+Y] may be processed in a similar manner.

20 As mentioned earlier, a complete instruction set may be received in response to the instruction request. In the alternative, a partial instruction set may be received in response to the instruction request. In such embodiment, partial instruction sets may be repeatedly retrieved. As yet another option, more data than is needed may be retrieved from memory, and any instructions not needed may be disregarded. This technique may be utilized to avoid having to retrieve instructions via multiple 25 instruction requests. In yet another option, multiple instructions may be requested so that the instructions can be optimized to allow more efficient execution or use of resources.

30 While various embodiments have been described above, it should be understood that they have been presented by way of example only, and not limitation. Thus, the breadth and scope of a preferred embodiment should not be

limited by any of the above described exemplary embodiments, but should be defined only in accordance with the following claims and their equivalents.